Features

• Fully synchronous VHDL reference design
• Support for MediaLB 3-Pin interfaces
• Generic application interface for implementation of a variety of back-end applications
• Support for control, asynchronous, synchronous and isochronous data transfer
• core_frame_sync signal provision for user application synchronization
• Concurrent data transmission and reception
• Low gate-count
• Test bench for simulation included